|
ICS673-01 Datasheet PDF
- PLL Building Block - Data
ICS673-01 PLL Building Block Description The ICS673-01 is a low cost, high performance Phase Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled Oscillator (VCO), and two output buffers. One output buffer is a divide by two of the other. Through the use of external reference and VCO dividers (easily implemented with the ICS674-01), the user can easily customize the clock to lock to a wide variety of inp
Integrated Circuit Systems
|
|
Please enter the part name