)6)6)6)6
X
T
, RZ6NHZ &ORFN )DQRXW %XIIHU ,&V
April 1999
1.0
Features
2.0
Description
Generates up to eighteen low-skew, non-inverting clocks from one clock input Supports up to four SDRAM DIMMs 2 Uses either I C™-bus or SMBus serial interface with Read and Write capability for individual clock output control Output enable pin tristates all clock outputs to facilitate board testing Clock outputs skew-matched to less than 250ps Less than 5ns propagation delay Output imp