|
|
PDF U74LVC1G74 Data sheet ( Hoja de datos )
| Número de pieza | U74LVC1G74 | |
| Descripción | SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP | |
| Fabricantes | Unisonic Technologies | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de U74LVC1G74 (archivo pdf) en la parte inferior de esta página. Total 7 Páginas | ||
|
No Preview Available !
UNISONIC TECHNOLOGIES CO., LTD
U74LVC1G74
SINGLE
POSITIVE-EDGE-TRIGGERED
D-TYPE FLIP-FLOP WITH
CLEAR AND PRESET
DESCRIPTION
This single positive-edge-triggered D-type flip-flop is designed for
1.65V to 5.5V VCC operation.
A low level at the preset(PRE ) or clear ( CLR ) input sets or
resets the outputs, regardless of the levels of the other inputs .when
PRE and CLR are inactive(high),data at the data (D) input meeting
the setup time requirements is transferred to the outputs on the
positive-going edge of the clock pulse. Clock triggering occurs at a
voltage level and is not related directly to the rise time of the clock
pulse. Following the hold-time interval, data at the D input can be
changed without affecting the levels at the outputs.
The device is fully specified for partial-power-down applications
using Ioff. The Ioff circuitry disables the outputs, preventing damaging
current backflow through the device when it is powered down.
FEATURES
* Supports 5-V VCC operation
* Inputs accept voltages to 5.5V
* Max tpd of 5.9ns at 3.3V
* Typical VOLP<0.8V at VCC=3.3V, TA=25°C
* Typical VOHV>2V at VCC=3.3V, TA=25°C
* Low Power Consumption, ICC=10μA (Max.)
* Ioff Supports Live Insertion, Partial Power Down Mode, and Back
Drive Protection
ORDERING INFORMATION
Ordering Number
U74LVC1G74G-S08-R
Package
SOP-8
CMOS IC
SOP-8
Packing
Tape Reel
www.unisonic.com.tw
Copyright © 2014 Unisonic Technologies Co., Ltd
1 of 7
QW-R502-989.B
1 page  
U74LVC1G74
CMOS IC
SWITCHING CHARACTERISTICS (See Fig. 1 and Fig. 2 for test circuit and waveforms.)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
Minimum Frequency Response
Propagation delay from input
(CLK) to output(Q)
Propagation delay from input
(CLK) to output( Q )
Propagation delay from input
(PRE or CLR ) to output(Q or Q )
fMax
tPLH/tPHL
tPLH/tPHL
tPLH/tPHL
VCC=1.8V
VCC=2.5V
VCC=3.3V
VCC=5.0V
VCC=1.8V
VCC=2.5V
VCC=3.3V
VCC=5.0V
VCC=1.8V
VCC=2.5V
VCC=3.3V
VCC=5.0V
VCC=1.8V
VCC=2.5V
VCC=3.3V
VCC=5.0V
80
175
175
200
4.8
2.2
2.2
1.4
6
3
2.6
1.6
4.4
2.3
1.7
1.6
OPERATING CHARACTERISTICS(TA=25°C, unless otherwise specified)
PARAMETER
Power Dissipation Capacitance
SYMBOL
CPD
TEST CONDITIONS
f=10MHz
VCC=1.8V
VCC=2.5V
VCC=3.3V
VCC=5.0V
MIN
TYP
TYP
35
35
37
40
MAX UNIT
MHz
MHz
MHz
MHz
13.4 ns
7.1 ns
5.9 ns
4.1 ns
14.4 ns
7.7 ns
6.2 ns
4.4 ns
12.9 ns
7 ns
5.9 ns
4.1 ns
MAX
UNIT
pF
pF
pF
pF
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
5 of 7
QW-R502-989.B
5 Page | ||
| Páginas | Total 7 Páginas | |
| PDF Descargar | [ Datasheet U74LVC1G74.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| U74LVC1G74 | SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP | Unisonic Technologies |
| U74LVC1G79 | SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP | Unisonic Technologies |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |