|
|
PDF 74VHCT02-Q100 Data sheet ( Hoja de datos )
| Número de pieza | 74VHCT02-Q100 | |
| Descripción | Quad 2-input NOR gate | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74VHCT02-Q100 (archivo pdf) en la parte inferior de esta página. Total 15 Páginas | ||
|
No Preview Available !
74VHC02-Q100; 74VHCT02-Q100
Quad 2-input NOR gate
Rev. 1 — 15 November 2013
Product data sheet
1. General description
The 74VHC02-Q100; 74VHCT02-Q100 are high-speed Si-gate CMOS devices and are
pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance
with JEDEC standard No. 7-A.
The 74VHC02-Q100; 74VHCT02-Q100 provide a quad 2-input NOR function.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from 40 C to +85 C and from 40 C to +125 C
Balanced propagation delays
All inputs have a Schmitt-trigger action
Inputs accept voltages higher than VCC
Input levels:
The 74VHC02-Q100 operates with CMOS input level
The 74VHCT02-Q100 operates with TTL input level
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )
Multiple package options
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
Description
Version
74VHC02D-Q100 40 C to +125 C SO14
74VHCT02D-Q100
plastic small outline package; 14 leads;
body width 3.9 mm
SOT108-1
74VHC02PW-Q100 40 C to +125 C TSSOP14 plastic thin shrink small outline package; 14 leads; SOT402-1
74VHCT02PW-Q100
body width 4.4 mm
74VHC02BQ-Q100 40 C to +125 C
74VHCT02BQ-Q100
DHVQFN14 plastic dual in-line compatible thermal enhanced SOT762-1
very thin quad flat package; no leads; 14 terminals;
body 2.5 3 0.85 mm
1 page  
NXP Semiconductors
74VHC02-Q100; 74VHCT02-Q100
Quad 2-input NOR gate
9. Static characteristics
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ Max Min Max Min Max
74VHC02-Q100
VIH HIGH-level VCC = 2.0 V
input voltage VCC = 3.0 V
1.5 - - 1.5
-
1.5
-V
2.1 - - 2.1
-
2.1
-V
VCC = 5.5 V
3.85 -
- 3.85
-
3.85
-V
VIL LOW-level VCC = 2.0 V
input voltage VCC = 3.0 V
- - 0.5 -
0.5
-
0.5 V
- - 0.9 -
0.9
-
0.9 V
VCC = 5.5 V
- - 1.65 -
1.65
-
1.65 V
VOH HIGH-level VI = VIH or VIL
output voltage IO = 50 A; VCC = 2.0 V
1.9 2.0
-
1.9
-
1.9
-V
IO = 50 A; VCC = 3.0 V 2.9 3.0 -
2.9
-
2.9
-V
IO = 50 A; VCC = 4.5 V 4.4 4.5 -
4.4
-
4.4
-V
IO = 4.0 mA; VCC = 3.0 V 2.58 -
- 2.48
-
2.40
-V
IO = 8.0 mA; VCC = 4.5 V 3.94 -
- 3.80
-
3.70
-V
VOL
LOW-level
VI = VIH or VIL
output voltage IO = 50 A; VCC = 2.0 V
- 0 0.1 -
0.1
-
0.1 V
IO = 50 A; VCC = 3.0 V
- 0 0.1 -
0.1
-
0.1 V
IO = 50 A; VCC = 4.5 V
- 0 0.1 -
0.1
-
0.1 V
IO = 4.0 mA; VCC = 3.0 V - - 0.36 -
0.44
-
0.55 V
IO = 8.0 mA; VCC = 4.5 V - - 0.36 -
0.44
-
0.55 V
II input leakage VI = 5.5 V or GND;
current
VCC = 0 V to 5.5 V
- - 0.1 -
1.0
-
2.0 A
ICC supply current VI = VCC or GND; IO = 0 A; - - 2.0 -
20
-
40 A
VCC = 5.5 V
CI input
capacitance
- 3 10 -
10
-
10 pF
74VHC_VHCT02_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 15 November 2013
© NXP B.V. 2013. All rights reserved.
5 of 15
5 Page 
NXP Semiconductors
74VHC02-Q100; 74VHCT02-Q100
Quad 2-input NOR gate
DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
14 terminals; body 2.5 x 3 x 0.85 mm
SOT762-1
D BA
terminal 1
index area
A
A1
E
c
detail X
terminal 1
index area
L
e
2
1
Eh
14
e1
b
6
vM C AB
wM C
7
e
8
y1 C
C
y
13 9
Dh
0 2.5
5 mm
X
scale
DIMENSIONS (mm are the original dimensions)
UNIT
A(1)
max.
A1
b
c D(1) Dh E(1) Eh e e1 L
v
w
y y1
mm
1
0.05
0.00
0.30
0.18
0.2
3.1 1.65
2.9 1.35
2.6
2.4
1.15
0.85
0.5
2
0.5
0.3
0.1 0.05 0.05
0.1
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
OUTLINE
VERSION
IEC
REFERENCES
JEDEC
JEITA
EUROPEAN
PROJECTION
SOT762-1
---
MO-241
---
ISSUE DATE
02-10-17
03-01-27
Fig 10. Package outline SOT762-1 (DHVQFN14)
74VHC_VHCT02_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 15 November 2013
© NXP B.V. 2013. All rights reserved.
11 of 15
11 Page | ||
| Páginas | Total 15 Páginas | |
| PDF Descargar | [ Datasheet 74VHCT02-Q100.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74VHCT02-Q100 | Quad 2-input NOR gate | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |