DataSheet39.com

What is AR7242?

This electronic component, produced by the manufacturer "Atheros", performs the same function as "A High Performance And Cost-Effective Network Processor".


AR7242 Datasheet PDF - Atheros

Part Number AR7242
Description A High Performance And Cost-Effective Network Processor
Manufacturers Atheros 
Logo Atheros Logo 


There is a preview and AR7242 download ( pdf file ) link at the bottom of this page.





Total 30 Pages



Preview 1 page

No Preview Available ! AR7242 datasheet, circuit

Data Sheet
April 2011
AR7242: A High Performance And Cost-Effective Network
Processor
General Description
The Atheros AR7242 is a high performance
and cost effective network processor for access
point, router, and gateway applications. It
includes a MIPS 24Kc processor, PCI Express
1.1 host interface, integrated 10/100 Mbps
Fast Ethernet MAC/PHY, one RGMII port,
one USB 2.0 MAC/PHY, and external memory
interface for serial Flash, DDR1 or DDR2
interface, an I2S audio interface, a high-speed
UART, and GPIOs that can be used for LED
controls or other general purpose interface
configurations.
The AR7242 is a memory-centric architecture
including various DMA controlled interfaces
that access the DDR memory.
The AR7242 network processor, when paired
with the AR928x/AR938x/AR939x single
chip 802.11n MAC/BB/Radio family,
provides the best-in-class WLAN solution
capable of supporting 802.11b/g/n standards.
Features
Integrated MIPS 24 K 32-bit processor
operating at up to 400 MHz
64 K instruction cache and 32 K data cache
Integrated 10/100 802.3 Ethernet LAN port
and one RGMII port
16-bit DDR1 or DDR2 memory interface
supporting up to 400 M transfers per
second
An external serial Flash memory interface
(maximum 16 MBytes)
One USB 2.0 controller with built-in MAC/
PHY
High-speed UART and multiple GPIO pins
for general purpose I/O or LED control
A single lane PCI Express 1.1 interface that
can be used for interfacing to the AR928x/
AR938x/AR939x single chip 802.11n
MAC/BB/Radio
JTAG port support for processor core
14 mm x 14 mm 128-pin LQFP lead-free
package
System Block Diagram
© 2010-2011 by Atheros Communications, Inc. All rights reserved. Atheros®, Atheros Driven®, Align®, Atheros XR®, Driving the Wireless Future®, Intellon®, ETHOS®, IQUE®, No
New Wires®, Orion® , PLC4Trucks®, Powerpacket®, Spread Spectrum Carrier®, SSC®, ROCm®, Super A/G®, Super G®, Super N®, The Air is Cleaner at 5-GHz®, Total 802.11®, U-
Nav®, Wake on Wireless®, Wireless Future. Unleashed Now.®, and XSPAN®, are registered by Atheros Communications, Inc. Atheros SST™, Signal-Sustain Technology™, ROCm™,
amp™, Install N Go™, Simpli-Fi™, SmartLink™, There is Here™, U-Map™, U-Tag™, and 5-UP™ are trademarks of Atheros Communications, Inc. The Atheros logo is a registered
trademark of Atheros Communications, Inc. All other trademarks are the property of their respective holders. Subject to change without notice.
COMPANY CONFIDENTIAL
1

line_dark_gray
AR7242 equivalent
PRELIMINARY
(RST_GLOBAL_INTERRUPT_STA
TUS) .............................................. 60
4.5.8 Reset (RST_RESET) ..................... 61
4.5.9 Chip Revision ID
(RST_REVISION_ID) ................. 61
4.6 MBOX Registers ..................................... 62
4.6.1 Non-Destructive FIFO Status Query
(MBOX_FIFO_STATUS) ............ 63
4.6.2 Mailbox DMA Engine Policy
Control (MBOX_DMA_POLICY) 63
4.6.3 Mailbox 0 Rx DMA Descriptors
Base Address
(MBOX0_DMA_RX_DESCRIPTOR
_BASE) .......................................... 64
4.6.4 Mailbox 0 Rx DMA Control
(MBOX0_DMA_RX_CONTROL) 64
4.6.5 Mailbox 0 Tx DMA Descriptors Base
Address
(MBOX0_DMA_TX_DESCRIPTOR
_BASE) .......................................... 65
4.6.6 Mailbox 0 Tx DMA Control
(MBOX0_DMA_TX_CONTROL) 65
4.6.7 Mailbox FIFO Status
(MBOX_FRAME) ........................ 65
4.6.8 FIFO Timeout Period
(FIFO_TIMEOUT) ....................... 66
4.6.9 MBOX Related Interrupt Status
(MBOX_INT_STATUS) .............. 66
4.6.10 MBOX Related Interrupt Enables
(MBOX_INT_ENABLE) ............. 67
4.6.11 Reset and Clear MBOX FIFOs
(MBOX_FIFO_RESET) ............... 67
4.7 I2S Registers ............................................ 68
4.7.1 Configure Stereo Block
(STEREO0_CONFIG) ................. 68
4.7.2
4.7.3
4.7.4
4.7.5
4.7.6
Set Stereo Volume
(STEREO0_VOLUME) ............... 70
Tx Sample Counter
(STEREO0_TX_SAMPLE_CNT_LS
B) ................................................... 71
Tx Sample Counter
(STEREO0_TX_SAMPLE_CNT_MS
B) ................................................... 71
Rx Sample Counter
(STEREO0_RX_SAMPLE_CNT_LS
B) ................................................... 71
Rx Sample Counter
(STEREO0_RX_SAMPLE_CNT_MS
B) ................................................... 71
4.8 PCIE Configuration Space Registers ... 72
4.8.1 Vendor ID .................................... 72
4.8.2 Device ID ..................................... 72
4.8.3 Command .................................... 73
4.8.4 Status ............................................ 73
4.8.5 Revision ID .................................. 74
4.8.6 Class Code ................................... 74
4.8.7 Class Line Size ............................ 74
4.8.8 Master Latency Timer ................ 74
4.8.9 Header Type ................................ 74
4.8.10 Base Address 0 (BAR0) .............. 75
4.8.11 BAR0 Mask .................................. 75
4.8.12 Bus Number ................................ 76
4.8.13 Secondary Status ........................ 76
4.8.14 Memory Base ............................... 76
4.8.15 Memory Limit ............................. 76
4.8.16 Prefetchable Memory Base ........ 77
4.8.17 Prefetchable Memory Limit ...... 77
4.8.18 Capability Pointer ...................... 77
4.8.19 Interrupt Line .............................. 77
4.8.20 Interrupt Pin ................................ 78
4.8.21 Bridge Control ............................ 78
4.9 PCIE Control Registers ......................... 79
4.9.1 PCIE Application Control
(PCIE_APP) ................................. 80
4.9.2 PCIE Interrupt and Error
(PCIE_AER) ................................. 80
4.9.3 PCIE Power Management
(PCIE_PWR_MGMT) ................. 81
4.9.4 PCIE Electromechanical
(PCIE_ELEC) ............................... 81
4.9.5 PCIE Configuration (PCIE_CFG) 82
4.9.6 PCIE Receive Completion
(PCIE_RX_CNTL) ....................... 82
4.9.7 PCIE Reset (PCIE_RESET) ........ 83
4.9.8 PCIE PHY Configuration Data
(PCIE_PHY_CFG_DATA) ......... 83
4.9.9 PCIE MAC-PHY Interface Signals
(PCIE_MAC_PHY) ..................... 83
4.9.10 PCIE PHY-MAC Interface Signals
(PCIE_PHY_MAC) ..................... 84
4.9.11 PCIE Sideband Bus1
(PCIE_SIDEBAND1) .................. 84
4.9.12 PCIE Sideband Bus2
(PCIE_SIDEBAND2) .................. 84
Atheros Communications, Inc.
COMPANY CONFIDENTIAL
AR7242 Network Processor • 5
April 2011 5


line_dark_gray

Preview 5 Page


Part Details

On this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for AR7242 electronic component.


Information Total 30 Pages
Link URL [ Copy URL to Clipboard ]
Product Image
and Detail view

AR7242 Network Processor


1. - Network Processor - Atheros

[ Learn More ]




Download [ AR7242.PDF Datasheet ]

Share Link :

Electronic Components Distributor


An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists.


SparkFun Electronics Allied Electronics DigiKey Electronics Arrow Electronics
Mouser Electronics Adafruit Newark Chip One Stop


Featured Datasheets

Part NumberDescriptionMFRS
AR7241AThe function is 2.4GHz ISM Band MMIC LNA. ARAFTEKARAFTEK
AR7242The function is A High Performance And Cost-Effective Network Processor. AtherosAtheros

Semiconductors commonly used in industry:

1N4148   |   BAW56   |   1N5400   |   NE555   |  

LM324   |   BC327   |   IRF840  |   2N3904   |  



Quick jump to:

AR72     1N4     2N2     2SA     2SC     74H     BC     HCF     IRF     KA    

LA     LM     MC     NE     ST     STK     TDA     TL     UA    



Privacy Policy   |    Contact Us     |    New    |    Search