DataSheet39.com

What is GTL1655DGG?

This electronic component, produced by the manufacturer "NXP Semiconductors", performs the same function as "16-bit LVTTL-to-GTL/GTL+ bus transceiver with live insertion".


GTL1655DGG Datasheet PDF - NXP Semiconductors

Part Number GTL1655DGG
Description 16-bit LVTTL-to-GTL/GTL+ bus transceiver with live insertion
Manufacturers NXP Semiconductors 
Logo NXP Semiconductors Logo 


There is a preview and GTL1655DGG download ( pdf file ) link at the bottom of this page.





Total 23 Pages



Preview 1 page

No Preview Available ! GTL1655DGG datasheet, circuit

GTL1655
16-bit LVTTL-to-GTL/GTL+ bus transceiver with live insertion
Rev. 01 — 11 May 2004
Product data
1. Description
The GTL1655 is a 16-bit bus transceiver that incorporates HIGH-drive
LOW-output-impedance (100 mA/12 ) with LVTTL-to-GTL/GTL+ and
GTL/GTL+-to-LVTTL logic level translation.
The device is configured as two 8-bit transceivers that share a common clock and a
master output enable pin, but also have individual latch timing and output enable
signals. D-type flip-flops and D-type latches enable three modes of data transfer;
Clocked, Latched, or Transparent. The GTL1655 provides the ideal interface between
cards operating at LVTTL levels and backplanes using GTL/GTL+ signal levels. The
combination of reduced output swing, reduced input threshold levels and configurable
edge control provides the higher speed operation of GTL/GTL+ backplanes.
The GTL1655 can be used at GTL (VTT = 1.2 V, VREF = 0.8 V) or GTL+ (VTT = 1.5 V,
VREF = 1.0 V) signalling levels. Port A and the control inputs are compliant with
LVTTL signal levels and are 5 V tolerant. Port B is designed to operate at GTL or
GTL+ signal levels, with VREF providing the reference voltage input.
The latch enable pins (nLEAB and nLEBA), the output enable pins (nOEAB, nOEBA)
and the clock pin (CP) are used to control the data flow through the two 8-bit
transceivers (n = 1 or 2). When nLEAB is set HIGH, the device will operate in the
transparent mode Port A to Port B. HIGH-to-LOW transitions of nLEAB will latch A
data independently of CP HIGH or LOW (latched mode). LOW-to-HIGH transitions of
CP will clock A data to the B port if nLEAB is LOW (clocked mode). Using the control
pins nLEBA, nOEBA and CP in the same way, data flow from Port B to Port A can be
controlled. The OE pin can be used to disable all of the I/O pins.
To optimize signal integrity, the GTL1655 features an adjustable edge rate control
(VERC). By adjusting VERC between GND and VCC, a designer can adjust the Port B
edge rate to suit an application’s load conditions.
The GTL1655 permits true live insertion capability by incorporating:
BIAS VCC, to pre-charge outputs and avoid disturbing active data during card
insertion.
Ioff to disable current flow through powered-off I/Os.
Power-up 3-state, which ensures outputs are high-impedance during power-up,
thus preventing bus contention issues. Once VCC is above 1.5 V, the power-up
3-state circuit relinquishes control of the outputs to the OE pin. To ensure the
outputs remain 3-state, the OE pin should be tied to VCC via a pull-up resistor.

line_dark_gray
GTL1655DGG equivalent
Philips Semiconductors
GTL1655
16-bit LVTTL-to-GTL/GTL+ bus transceiver with live insertion
5.2 Pin description
Table 4: Pin description
Symbol
Pin
Description
1OEAB
1
output enable 1A-to-1B (active-LOW)
1OEBA
2
output enable 1B-to-1A (active-LOW)
VCC
1A1 to 1A8
3, 15, 28, 50
DC supply voltage
4, 6, 7, 9, 11, 13, data inputs/outputs port 1A
14, 16
GND
5, 8, 10, 12, 18,
21, 24, 26, 30,
39, 44, 47, 53,
57, 60
ground (0 V)
2A1 to 2A8
17, 19, 20, 22, data inputs/outputs port 2A
23, 25, 27, 29
2OEAB
31
output enable 2A-to-2B (active-LOW)
2OEBA
32
output enable 2B-to-2A (active-LOW)
OE 33
output enable, all I/O pins (active-LOW)
2LEBA
34
latch enable 2B-to-2A
2LEAB
35
latch enable 2A-to-2B
BIAS_VCC
2B8 to 2B1
36
37, 38, 40, 42,
43, 45, 46, 48
bias supply voltage
data inputs/outputs port 2B
VREF
1B8 to 1B1
41
49, 51, 52, 54,
55, 56, 58, 59
reference voltage
data inputs/outputs port 1B
VERC
1LEBA
61
62
edge-rate control voltage Port B
latch enable 2B-to-2A
1LEAB
63
latch enable 1A-to-1B
CP 64
clock input
9397 750 12936
Product data
Rev. 01 — 11 May 2004
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
5 of 23


line_dark_gray

Preview 5 Page


Part Details

On this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for GTL1655DGG electronic component.


Information Total 23 Pages
Link URL [ Copy URL to Clipboard ]
Download [ GTL1655DGG.PDF Datasheet ]

Share Link :

Electronic Components Distributor


An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists.


SparkFun Electronics Allied Electronics DigiKey Electronics Arrow Electronics
Mouser Electronics Adafruit Newark Chip One Stop


Featured Datasheets

Part NumberDescriptionMFRS
GTL1655DGGThe function is 16-bit LVTTL-to-GTL/GTL+ bus transceiver with live insertion. NXP SemiconductorsNXP Semiconductors

Semiconductors commonly used in industry:

1N4148   |   BAW56   |   1N5400   |   NE555   |  

LM324   |   BC327   |   IRF840  |   2N3904   |  



Quick jump to:

GTL1     1N4     2N2     2SA     2SC     74H     BC     HCF     IRF     KA    

LA     LM     MC     NE     ST     STK     TDA     TL     UA    



Privacy Policy   |    Contact Us     |    New    |    Search