DataSheet39.com

What is 79RC32435?

This electronic component, produced by the manufacturer "Integrated Device Technology", performs the same function as "IDTTM InterpriseTM Integrated Communications Processor".


79RC32435 Datasheet PDF - Integrated Device Technology

Part Number 79RC32435
Description IDTTM InterpriseTM Integrated Communications Processor
Manufacturers Integrated Device Technology 
Logo Integrated Device Technology Logo 


There is a preview and 79RC32435 download ( pdf file ) link at the bottom of this page.





Total 30 Pages



Preview 1 page

No Preview Available ! 79RC32435 datasheet, circuit

IDTTM InterpriseTM Integrated
Communications Processor
www.DataSheet4U.com
79RC32435
Device Overview
The 79RC32435 is a member of the IDT™ Interprise™ family of PCI
integrated communications processors. It incorporates a high perfor-
mance CPU core and a number of on-chip peripherals. The integrated
processor is designed to transfer information from I/O modules to main
memory with minimal CPU intervention, using a highly sophisticated
direct memory access (DMA) engine. All data transfers through the
RC32435 are achieved by writing data from an on-chip I/O peripheral to
main memory and then out to another I/O module.
Features
x 32-bit CPU Core
– MIPS32 instruction set
– Cache Sizes: 8KB instruction and data caches, 4-Way set
associative, cache line locking, non-blocking prefetches
– 16 dual-entry JTLB with variable page sizes
– 3-entry instruction TLB
– 3-entry data TLB
– Max issue rate of one 32x16 multiply per clock
– Max issue rate of one 32x32 multiply every other clock
– CPU control with start, stop, and single stepping
– Software breakpoints support
– Hardware breakpoints on virtual addresses
– ICE Interface that is compatible with v2.5 of the EJTAG Spec-
ification
x PCI Interface
– 32-bit PCI revision 2.2 compliant
– Supports host or satellite operation in both master and target
modes
– Support for synchronous and asynchronous operation
– PCI clock supports frequencies from 16 MHz to 66 MHz
– PCI arbiter in Host mode: supports 6 external masters, fixed
priority or round robin arbitration
– I2O “like” PCI Messaging Unit
x Ethernet Interface
– 10 and 100 Mb/s ISO/IEC 8802-3:1996 compliant
– Supports MII or RMII PHY interface
– Supports 64 entry hash table based multicast address filtering
– 512 byte transmit and receive FIFOs
– Supports flow control functions outlined in IEEE Std. 802.3x-
1997
x DDR Memory Controller
– Supports up to 256MB of DDR SDRAM
– 1 chip select supporting 4 internal DDR banks
– Supports a 16-bit wide data port using x8 or x16 bit wide DDR
SDRAM devices
– Supports 64 Mb, 128 Mb, 256 Mb, 512 Mb, and 1Gb DDR
SDRAM devices
– Data bus multiplexing support allows interfacing to standard
DDR DIMMs and SODIMMs
– Automatic refresh generation
Block Diagram
ICE
DDR
(16-bit)
MIPS-32
CPU Core
EJTAG
D. Cache
MMU
I. Cache
PMBus
DDR
Controllers
MII/RMII
Interrupt
Controller
:
:
3 Counter
Timers
1 Ethernet
10/100
Interface
IPBusTM
I2C Bus
I2C
Controller
NVRAM
Controller
DMA
Controller
Arbiter
Memory & I/O
Controller
Bus/System
Integrity
Monitor
1 UART
(16550)
GPIO
Interface
SPI
Controller
PCI
Master/Target
Interface
PCI Arbiter
(Host Mode)
Memory &
Peripheral Bus (8-bit)
Serial Channel GPIO Pins SPI Bus
PCI Bus
2005 Integrated Device Technology, Inc.
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.
1 of 53
January 19, 2006
DSC 6214

line_dark_gray
79RC32435 equivalent
IDT 79RC32435
Signal
DDRCKP
DDRCSN
DDRDATA[15:0]
DDRDM[1:0]
DDRDQS[1:0]
DDRRASN
DDRVREF
DDRWEN
PCI Bus
PCIAD[31:0]
PCICBEN[3:0]
PCICLK
PCIDEVSELN
PCIFRAMEN
PCIGNTN[3:0]
PCIIRDYN
Type
O
O
I/O
O
I/O
O
I
O
Name/Description
www.DataSheet4U.com
DDR Positive DDR clock. This signal is the positive clock of the differential
DDR clock pair.
DDR Chip Selects. This active low signal is used to select DDR device(s) on
the DDR bus.
DDR Data Bus. 16-bit DDR data bus is used to transfer data between the
RC32435 and the DDR devices. Data is transferred on both edges of the clock.
DDR Data Write Enables. Byte data write enables are used to enable specific
byte lanes during DDR writes.
DDRDM[0] corresponds to DDRDATA[7:0]
DDRDM[1] corresponds to DDRDATA[15:8]
DDR Data Strobes. DDR byte data strobes are used to clock data between
DDR devices and the RC32435. These strobes are inputs during DDR reads
and outputs during DDR writes.
DDRDQS[0] corresponds to DDRDATA[7:0]
DDRDQS[1] corresponds to DDRDATA[15:8]
DDR Row Address Strobe. The DDR row address strobe is asserted during
DDR transactions.
DDR Voltage Reference. SSTL_2 DDR voltage reference is generated by an
external source.
DDR Write Enable. DDR write enable is asserted during DDR write transac-
tions.
I/O PCI Multiplexed Address/Data Bus. Address is driven by a bus master during
initial PCIFRAMEN assertion. Data is then driven by the bus master during
writes or by the bus target during reads.
I/O PCI Multiplexed Command/Byte Enable Bus. PCI commands are driven by
the bus master during the initial PCIFRAMEN assertion. Byte enable signals are
driven by the bus master during subsequent data phase(s).
I PCI Clock. Clock used for all PCI bus transactions.
I/O PCI Device Select. This signal is driven by a bus target to indicate that the tar-
get has decoded the address as one of its own address spaces.
I/O PCI Frame. Driven by a bus master. Assertion indicates the beginning of a bus
transaction. Negation indicates the last data.
I/O PCI Bus Grant.
In PCI host mode with internal arbiter:
The assertion of these signals indicates to the agent that the internal RC32435
arbiter has granted the agent access to the PCI bus.
In PCI host mode with external arbiter:
PCIGNTN[0]: asserted by an external arbiter to indicate to the RC32435 that
access to the PCI bus has been granted.
PCIGNTN[3:1]: unused and driven high.
In PCI satellite mode:
PCIGNTN[0]: This signal is asserted by an external arbiter to indicate to the
RC32435 that access to the PCI bus has been granted.
PCIGNTN[3:1]: unused and driven high.
I/O PCI Initiator Ready. Driven by the bus master to indicate that the current datum
can complete.
Table 1 Pin Description (Part 2 of 6)
5 of 53
January 19, 2006


line_dark_gray

Preview 5 Page


Part Details

On this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for 79RC32435 electronic component.


Information Total 30 Pages
Link URL [ Copy URL to Clipboard ]
Download [ 79RC32435.PDF Datasheet ]

Share Link :

Electronic Components Distributor


An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists.


SparkFun Electronics Allied Electronics DigiKey Electronics Arrow Electronics
Mouser Electronics Adafruit Newark Chip One Stop


Featured Datasheets

Part NumberDescriptionMFRS
79RC32435The function is IDTTM InterpriseTM Integrated Communications Processor. Integrated Device TechnologyIntegrated Device Technology
79RC32435The function is IDTTM InterpriseTM Integrated Communications Processor. Integrated Device TechnologyIntegrated Device Technology
79RC32438The function is IDTTM InterpriseTM Integrated Communications Processor. Integrated Device TechnologyIntegrated Device Technology

Semiconductors commonly used in industry:

1N4148   |   BAW56   |   1N5400   |   NE555   |  

LM324   |   BC327   |   IRF840  |   2N3904   |  



Quick jump to:

79RC     1N4     2N2     2SA     2SC     74H     BC     HCF     IRF     KA    

LA     LM     MC     NE     ST     STK     TDA     TL     UA    



Privacy Policy   |    Contact Us     |    New    |    Search