|
|
PDF GS74104ATJ Data sheet ( Hoja de datos )
| Número de pieza | GS74104ATJ | |
| Descripción | 1M x 4 4Mb Asynchronous SRAM | |
| Fabricantes | GSI Technology | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de GS74104ATJ (archivo pdf) en la parte inferior de esta página. Total 11 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
GS74104ATP/J
SOJ, TSOP
Commercial Temp
Industrial Temp
1M x 4
4Mb Asynchronous SRAM
8, 10, 12 ns
3.3 V VDD
Center VDD and VSS
Features
• Fast access time: 8, 10, 12 ns
• CMOS low power operation: 120/95/85 mA at minimum
cycle time
• Single 3.3 V power supply
• All inputs and outputs are TTL-compatible
• Fully static operation
• Industrial Temperature Option: –40° to 85°C
• Package line up
J: 400 mil, 32-pin SOJ package
GJ:RoHS-compliant 400 mil, 32-pin SOJ package
TP: 400 mil, 44-pin TSOP Type II package
GP:RoHS-compliant 400 mil, 44-pin TSOP Type II
package
Description
The GS74104A is a high speed CMOS Static RAM organized
as 1,048,576 words by 4 bits. Static design eliminates the need
for external clocks or timing strobes. The GS operates on a
single 3.3 V power supply and all inputs and outputs are TTL-
compatible. The GS74104A is available in 400 mil SOJ and
400 mil TSOP Type-II packages.
Pin Descriptions
Symbol
A0–A19
DQ1–DQ4
CE
WE
OE
VDD
VSS
NC
Description
Address input
Data input/output
Chip enable input
Write enable input
Output enable input
+3.3 V power supply
Ground
No connect
SOJ 1M x 4-Pin Configuraton
A4 1
32 A5
A3 2
31 A6
A2 3
30 A7
A1 4
29 A8
A0 5
28 A9
CE 6
DQ1 7
32-pin
27 OE
26 DQ4
VDD
8
400 mil SOJ
25
VSS
VSS 9
24 VDD
DQ2 10
23 DQ3
WE 11
22 A10
A19 12
21 A11
A18 13
20 A12
A17 14
19 A13
A16 15
18 A14
A15 16
17 NC
TSOP-II 1M x 4-Pin Configuration
NC 1
44 NC
NC 2
43 NC
NC 3
42 NC
A4 4
A3 5
41 A5
40 A6
A2 6
39 A7
A1 7
38 A8
A0 8
37 A9
CE 9
36 OE
DQ1 10
35 DQ4
VDD 11 44-pin 34 VSS
VSS
12 400 mil TSOP II 33
VDD
DQ2 13
32 DQ3
WE 14
31 A10
A19 15
30 A11
A18 16
29 A12
A17 17
28 A13
A16 18
27 A14
A15 19
26 NC
NC 20
25 NC
NC 21
24 NC
NC 22
23 NC
Rev: 1.06 6/2006
1/11
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2001, GSI Technology
1 page  
AC Test Conditions
Parameter
Conditions
Input high level
Input low level
Input rise time
Input fall time
Input reference level
Output reference level
Output load
VIH = 2.4 V
VIL = 0.4 V
tr = 1 V/ns
tf = 1 V/ns
1.4 V
1.4 V
Fig. 1& 2
Notes:
1. Include scope and jig capacitance.
2. Test conditions as specified with output loading as shown in Fig. 1
unless otherwise noted.
3. Output load 2 for tLZ, tHZ, tOLZ and tOHZ
GS74104ATP/J
Output Load 1
DQ
50Ω 30pF1
VT = 1.4 V
Output Load 2
3.3 V
DQ 589Ω
5pF1 434Ω
AC Characteristics
Read Cycle
Parameter
Symbol
Read cycle time
Address access time
Chip enable access time (CE)
Output enable to output valid (OE)
Output hold from address change
tRC
tAA
tAC
tOE
tOH
Chip enable to output in low Z (CE)
tLZ*
Output enable to output in low Z (OE)
tOLZ*
Chip disable to output in High Z (CE)
tHZ*
Output disable to output in High Z (OE)
tOHZ*
* These parameters are sampled and are not 100% tested.
-8
Min Max
8—
—8
—8
— 3.5
3—
3—
0—
—4
— 3.5
-10
Min Max
10 —
— 10
— 10
—4
3—
3—
0—
—5
—4
-12
Min Max
12 —
— 12
— 12
—5
3—
3—
0—
—6
—5
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
Rev: 1.06 6/2006
5/11
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2001, GSI Technology
5 Page 
GS74104ATP/J
4Mb Asynchronous Datasheet Revision History
Rev. Code: Old;
New
74104A_r1
74104A_r1; 74104A_r1_01
74104A_r1_01; 74104A_r1_02
74104A_r1_02; 74104A_r1_03
74104A_r1_03; 74104A_r1_04
74104A_r1_04; 74104A_r1_05
74104A_r1_05; 74104A_r1_06
Types of Changes
Format or Content
Page #/Revisions/Reason
Content/Format
• Created new datasheet
Content
Content
Content
Content
• Added 6 ns speed bin
• Updated all power numbers
• Updated Recommended Operating Currents on page 3
• Added 7 ns bin to entire document
• Add X package
• Removed 6 ns speed bin from entire document
• Removed all references to “X” package
• Removed 7 ns speed bin from entire document
Content/Format
Content6
• Updated format
• Added RoHS-compliant information for TSOP-II package
• Added RoHS-compliant 400 mil, 32-pin SOJ
Rev: 1.06 6/2006
11/11
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2001, GSI Technology
11 Page | ||
| Páginas | Total 11 Páginas | |
| PDF Descargar | [ Datasheet GS74104ATJ.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| GS74104ATJ | 1M x 4 4Mb Asynchronous SRAM | GSI Technology |
| GS74104ATP | 1M x 4 4Mb Asynchronous SRAM | GSI Technology |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |