PDF MT9V403 Data sheet ( Hoja de datos )

Número de pieza	MT9V403
Descripción	1/2-INCH VGA (WITH FREEZE-FRAME) CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR
Fabricantes	Micron
Logotipo
Hay una vista previa y un enlace de descarga de MT9V403 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas
No Preview Available ! 1/2-INCH VGA (WITH FREEZE-FRAME) CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR 1/2-INCH CMOS ACTIVE- PIXEL CMOS IMAGE SENSOR MT9V403 Micron Part Number: MT9V403C12ST Features • Array Format: Active: 659H x 494V • Pixel Size and Type: 9.9µm x 9.9µm TrueSNAP™ (shuttered-node active pixel) • Optical Format: 1/2-inch • Frame Rate: 0-200 frames/sec progressive scan • Data Rate: 66 MB/s (master clock 66 MHz) • Responsivity: 2.0 V/lux-sec with source Illumination at 550nm • SNR: 45dB • ADC: On-chip, 10-bit • Power: 130mW at 200 fps • Supply Voltage: +3.3V • Internal Intra-Scene Dynamic Range: 60dB • Operating Temperature: -5°C to +70°C • Output: 10-bit digital through a single port • Shutter: TrueSNAP freeze-frame electronic shutter • Interface Mode: Master/Snapshot/Slave (with simultaneous or sequential exposure/readout) • Shutter Efficiency: 98.5% • Shutter Exposure Time: • Master Mode or Snapshot Mode: 2 rows to 256 frames (20µs to 1.3 sec with 66 MHz clock) • Slave Mode: user controlled • Gain: 1x–18x (step size = 1) or 0.5x–9x (step size = 0.5) • Control Interface: Two-wire serial interface • Package: 48-pin CLCC • Timing and Control: On-chip: • ADC controls, output multiplexing, ADC calibra- tion via two-wire serial interface, exposure time, read/write ADC calibration coefficients, window size and location, gain, biases, master vs. snap- shot vs. slave, simultaneous vs. continuous expo- sure/readout, progressive vs. interlace, ADC reference, vertical and horizontal blanking. Off-chip: • Exposure trigger (snapshot mode), exposure and readout timing (slave mode) • Color Specifications: monochrome or color (Bayer pattern) Description The Micron® Imaging MT9V403 VGA-based CMOS active-pixel sensor has a 1/2-inch optical format and delivers superb resolution at a turbocharged 200 fps, making it the perfect solution for machine vision assembly lines, airbag deployment, golf swing analysis, and special effects in movies. The freeze-frame shutter allows the signal charges of all pixels to be integrated in parallel—all pixels start integrating simultaneously and stop integrating simultaneously. The charges are then sampled into pixel analog memories (one mem- ory per pixel) and consequently, row by row, are digi- tized and read out-of-chip. The sensor works in master, snapshot, or slave mode. In master mode it generates the readout timing on-chip. In snapshot mode it accepts an external trigger and then generates the readout timing. In slave mode the sensor accepts external readout timing. The integration time is pro- grammed through the two-wire serial interface (mas- ter or snapshot mode) or controlled via externally- generated control signals (slave mode). The scanning mode can be progressive or inter- laced. There is also an option to scan just a window of interest by choosing start row and column and stop row and column. The user can control the frame rate and row rate through the use of vertical and horizontal blanking as well as the master clock frequency. The readout of the data out of the chip can be done simultaneously with integration and ADC operation due to the two-cell SRAM which allows data from the previously converted row to be shifted into the output memory for readout. The sensor’s ADCs contain special self-calibrating circuitry that allow the sensor to reduce its own col- umn-wise fixed pattern noise. The calibration coeffi- cients can be read from, and written to, the sensor. 09005aef80c07280 MT9V403_DS.fm - Rev. B 1/04 EN 1 ©2004 Micron Technology, Inc. PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE. 1 page 1/2-INCH VGA (WITH FREEZE-FRAME) CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR Figure 5: Master Mode Row Timing Diagram 1 12 652 653 671 + 671 169 1 SYSCLK (input) ROW _VALID (output) (( )) (( )) (( )) DATA [9:0] (output) XXX (( 9 10 )) (( 648 649 )) (( )) Horizontal Blanking (( )) XXX (( )) (( )) NOTE: Horizontal blanking is nominally 35 rows, and may be increased using register 5. 12 9 10 In master mode the frame rate is controlled by inserting vertical and/or horizontal blanking periods during readout, or by changing the input master clock (SYSCLK) frequency (i.e., slowing the sensor down), or by changing the number of rows being readout (i.e., window size). Table 2 shows some examples of how the frame rate changes with window resolution and clock speed. Table 2: Frame Rate vs. Resolution and Clock Speed No blanking, exposure < readout RESOLUTION (# ROWS) CLOCK SPEED (SYSCLK) 502 (full resolution) 66 MHz 251 66 MHz 125 66 MHz 63 502 (full resolution) 251 125 63 502 (full resolution) 66 MHz 24 MHz 24MHz 24 MHz 24 MHz 10 MHz FRAME RATE (FRAMES/SECOND) 196 392 784 1568 70 140 280 560 30 When horizontal blanking is utilized, the ROW_VALID stays LOW for an additional user-pro- grammable number of clock cycles after each row readout. As a result the row time becomes: RT = (1 + 66 6+ 4 + HB) x (1/fsysclk) where HB is the horizontal blanking in SYSCLK cycles (255 clock maximum) specified in register 5. When vertical blanking is utilized, the FRAME_ VALID signal stays LOW for an additional user pro- grammable number of rows after the frame is readout (if exposure time < readout time) or exposed (if expo- sure time > readout time). Table 3 on page 6 shows the various scenarios for calculating the frame time, where VB is the vertical blanking in rows (255 rows maxi- mum) specified in register 6. The default vertical blanking is one SYSCLK cycle, so the true vertical blanking time is the number of blanking rows pro- grammed plus one clock cycle. 09005aef80c07280 MT9V403_DS.fm - Rev. B 1/04 EN 5 Micron Technology, Inc., reserves the right to change products or specifications without notice. ©2004 Micron Technology. Inc. 5 Page 1/2-INCH VGA (WITH FREEZE-FRAME) CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR Sequential Slave Mode In sequential slave mode the exposure period is fol- lowed by readout. The row and frame synchronization waveforms are shown in Figures 15 and 16, respec- tively. Figure 15: Sequential Slave Mode Row Timing Diagram Example SYSCLK (input) RESMEM (input) TX_N (input) FRAME_SYNC_N (input) ROW_STRT (input) LD_SHFT_N (input) DATA [9:0] (output) (( )) (( )) (( )) (( (( )) )) (( )) >10 SYSCLK Minimum 338 (( SYSCLK (( )) )) (( )) (( (( )) )) (( )) >10 SYSCLK (( (( )) )) (( (( )) )) (( (( )) )) (( (( )) )) (( )) (( )) (( )) (( )) 1 XXX 671 (( )) (( )) (( )) (( )) (( )) (( )) (( 1 2 )) (( 666 667 )) XXX 12 34 Figure 16: Sequential Slave Mode Frame Synchronization Waveforms Example PG_N (input) RESMEM (input) TX_N (input) FRAME_SYNC_N (input) ROW_STRT (input) LD_SHFT_N (input) DATA [9:0] (output) Minimum Duration 338 SYSCLK Exposure Time Minimum Duration 338 SYSCLK (( )) (( )) (( )) (( )) Exposure Time (( )) (( )) (( )) (( )) (( )) (( )) (( Row Row Row Row Row ) ) Row Row Row Row Row 502 1 2 3 4 ( ( 497 498 499 500 501 )) (( )) Row Row Row Row Row 502 1 2 3 4 (( )) (( )) (( )) Row Row Row Row Row 497 498 499 500 501 09005aef80c07280 MT9V403_DS.fm - Rev. B 1/04 EN 11 Micron Technology, Inc., reserves the right to change products or specifications without notice. ©2004 Micron Technology. Inc. 11 Page

Páginas	Total 30 Páginas
PDF Descargar	[ Datasheet MT9V403.PDF ]

Hoja de datos destacado

Número de pieza	Descripción	Fabricantes
MT9V403	1/2-INCH VGA (WITH FREEZE-FRAME) CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR	Micron

Número de pieza	Descripción	Fabricantes
SLA6805M	High Voltage 3 phase Motor Driver IC.	Sanken
SDC1742	12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.	Analog Devices

DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.

DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar