|
|
PDF SP8121JP Data sheet ( Hoja de datos )
| Número de pieza | SP8121JP | |
| Descripción | Monolithic / 12-Bit Data Acquisition System | |
| Fabricantes | Sipex | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SP8121JP (archivo pdf) en la parte inferior de esta página. Total 13 Páginas | ||
|
No Preview Available !
®
SP8121
Monolithic, 12–Bit Data Acquisition System
s Complete Monolithic 8-Channel, 12-Bit
DAS
s 100kHz Throughput
s 16-Bit Microprocessor Bus Interface
s Parallel 12-Bit Output
s Latched MUX Address
s Tri-State Latched Output
s No Missing Codes to 12-Bits
s 32-pin SOIC and PDIP Available
s 200mW Power Dissipation Maximum
* Formerly part of the SP410 Series.
DESCRIPTION
The SP8121 is a complete data acquisition systems, featuring 8-channel multiplexer, internal
reference and 12-bit sampling A/D converter implemented as a single monolithic IC. The analog
multiplexer accepts 0V to +5V unipolar full scale inputs. Output data is formatted in 12-bit parallel.
The SP8121 is available in 32-pin plastic DIP or SOIC packages, operating over the commercial
temperature range.
MULTIPLEXER
12-BIT A/D
CONVERTER
MUX DECODE
REFERENCE
CONTROL
LOGIC
CLOCK
SP8121DS/02
SP8121 Monolithic, 12-Bit Data Acquisition System
1
© Copyright 2000 Sipex Corporation
1 page  
FEATURES
The SP8121 is a complete data acquisition systems,
featuring 8-channel multiplexer, internal reference
and 12-bit sampling A/D converter implemented as a
single monolithic IC. The analog multiplexer accepts
0V to +5V unipolar full scale inputs. Output data is
formatted in 12-bit parallel.
Linearity errors of +0.5 and +1.0 LSB, and Differen-
tial Non-linearity to 12-bits is guaranteed, with no
missing codes over temperature. Channel-to-channel
crosstalk is typically -85dB. Multiplexer settling plus
acquisition time is 1.9µs maximum; A/D conversion
time is 8.1µs maximum.
The SP8121 is available in a 32-pin plastic DIP or
SOIC packages. Operating temperature range is 0°C
to +70°C commercial.
CIRCUIT OPERATION
The SP8121 is a complete 8-channel data acquisition
systems (DAS), with on-board multiplexer, voltage
reference, sample-and-hold, clock and tri-state
outputs.Thedigitalcontrolarchitectureisverysimilar
to the industry-standard 574-type A/D, and uses
identical control lines and digital states.
The multiplexer for the SP8121 is identical in
operation to many discrete devices available today,
except that it has been integrated into the single-chip
DAS. The appropriate channel is selected using the
MUXaddresslinesMA0,MA1,andMA2 perthetruth
table. The selected analog input is fed through to the
ADC. The input impedance into any MUX channel
will be on the order to 109 ohms, since it is connected
to the integral sampling structure of the capacitor
DAC. Crosstalk is kept to -85dB at 0V to 5Vp-p over an
input frequency range of 10kHz to 50kHz.
When the control section of the SP8121 initiates a
conversion command the internal clock is enabled,
and the successive approximation register (SAR) is
reset to all zeros. Once the conversion has been started
it cannot be stopped or restarted. Data is not available
at the output buffers until the conversion has been
completed.
The SAR, timed by the clock, sequences through the
conversion cycle and returns an end–of–convert flag
to the control section of the ADC. The clock is then
disabled by the control section, which puts the STA-
TUS output line low. The control section is enabled to
allow the data to be read by external command (R/C).
MULTIPLEXER CONTROL
On the SP8121 the address lines MA0, MA1, and
MA2 are latched into the internal address decode
circuitry with the falling edge of LATCH. Data set-up
time for these inputs is >=50nS. The MUX address
data must remain valid for the current conversion for
a minimum of 3.0 µS after the conversion is initiated.
This is the time required for the MUX and Sample and
Hold to settle. However it is advisable that the MUX
not be changed at all during the full 10µS conversion
timeduetocapacitivecouplingeffectsofdigitaledges
through the silicon.
TheSP8121multiplexerinputshavebeendesignedto
allow substantial overvoltage conditions to occur
without any damage. The inputs are diode-clamped
and further protected with a 200Ω series resistor. As
a result, momentary (10 seconds) input voltages can
be as low as -16.5V or as high as +31.5V with no
change or degradation in multiplexer performance or
crosstalk. This feature allows the output voltage of an
externallyconnectedopamptoswingto+15Vsupply
levels with no multiplexer damage. Complicated
power-up sequencing is not required to protect the
SP8121. The multiplexer inputs may be damaged,
however, if the inputs are allowed to either source or
sink greater than 100mA.
INITIATING A CONVERSION
The SP8121 was designed to require a minimum of
control to perform a 12-bit conversion. The control
input used are R/C which tri-states the outputs when
high and starts the conversion when low, in combina-
tion with CE. The last of the control inputs to reach the
correctstatestartstheconversion,thereforeeithermay
be dynamically controlled. The nominal delay from
each is the same and they may change state simulta-
neously. In order to ensure that a particular input
controls the conversion, the other should be set up at
least 50ns earlier. The STATUS line indicates when
a conversion is in process and when it is complete.
SP8121DS/02
SP8121 Monolithic, 12-Bit Data Acquisition System
5
© Copyright 2000 Sipex Corporation
5 Page 
PACKAGE: PLASTIC
DUAL–IN–LINE
(WIDE)
E1 E
D1 = 0.005" min.
(0.127 min.)
D
e = 0.100 BSC
(2.540 BSC)
A1 = 0.015" min.
(0.381min.)
A = 0.25" max.
(6.350 max).
A2
L
B1
B
C
Ø
eA = 0.600 BSC
(15.240 BSC)
DIMENSIONS (Inches)
Minimum/Maximum
(mm)
32–PIN
A2 0.125/0.195
(3.175/4.953)
B 0.014/0.022
(0.366/0.559
B1 0.030/0.070
(0.762/1.778)
C 0.008/0.015
(0.203/0.381)
D 1.645/1.655
(41.78/42.04)
E 0.600/0.625
(15.24/15.87)
E1 0.485/0.580
(12.31/14.73)
L 0.115/0.200
(2.921/5.080)
Ø 0°/ 15°
(0°/15°)
SP8121DS/02
SP8121 Monolithic, 12-Bit Data Acquisition System
11
© Copyright 2000 Sipex Corporation
11 Page | ||
| Páginas | Total 13 Páginas | |
| PDF Descargar | [ Datasheet SP8121JP.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SP8121JP | Monolithic / 12-Bit Data Acquisition System | Sipex |
| SP8121JS | Monolithic / 12-Bit Data Acquisition System | Sipex |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |