|
|
PDF 74LVT245 Data sheet ( Hoja de datos )
| Número de pieza | 74LVT245 | |
| Descripción | Low Voltage Octal Bidirectional Transceiver | |
| Fabricantes | Fairchild Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74LVT245 (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
|
No Preview Available !
February 2008
74LVT245, 74LVTH245
Low Voltage Octal Bidirectional Transceiver with 3-STATE
Inputs/Outputs
Features
■ Input and output interface capability to systems at
5V VCC
■ Bushold data inputs eliminate the need for external
pull-up resistors to hold unused inputs (74LVTH245),
also available without bushold feature (74LVT245)
■ Live insertion/extraction permitted
■ Power Up/Down high impedance provides glitch-free
bus loading
■ Outputs source/sink, –32mA/+64mA
■ Latch-up performance exceeds 500mA
■ ESD performance:
– Human-body model > 2000V
– Machine model > 200V
– Charged-device model > 1000V
General Description
The LVT245 and LVTH245 contain eight non-inverting
bidirectional buffers with 3-STATE outputs and are
intended for bus-oriented applications. The Transmit/
Receive (T/R) input determines the direction of data flow
through the bidirectional transceiver. Transmit (active-
HIGH) enables data from A ports to B ports; Receive
(active-LOW) enables data from B ports to A ports. The
Output Enable input, when HIGH, disables both A and B
ports by placing them in a HIGH Z condition.
The LVTH245 data inputs include bushold, eliminating
the need for external pull-up resistors to hold unused
inputs.
These transceivers are designed for low-voltage (3.3V)
VCC applications, but with the capability to provide a TTL
interface to a 5V environment. The LVT245 and
LVTH245 are fabricated with an advanced BiCMOS
technology to achieve high speed operation similar to 5V
ABT while maintaining a low power dissipation.
Ordering Information
Order Number
74LVT245WM
74LVT245SJ
74LVT245MSA
74LVT245MTC
74LVTH245WM
74LVTH245SJ
74LVTH245MSA
74LVTH245MTC
Package
Number
M20B
M20D
MSA20
MTC20
M20B
M20D
MSA20
MTC20
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.
©1999 Fairchild Semiconductor Corporation
74LVT245, 74LVTH245 Rev. 1.4.0
www.fairchildsemi.com
1 page  
Dynamic Switching Characteristics(6)
Symbol
VOLP
VOLV
Parameter
Quiet Output Maximum
Dynamic VOL
Quiet Output Minimum
Dynamic VOL
VCC Conditions
(V) CL = 50 pF, RL = 500Ω
3.3 (7)
TA = 25°C
Min. Typ. Max.
0.8
3.3 (7)
–0.8
Notes:
6. Characterized in SOIC package. Guaranteed parameter, but not tested.
7. Max number of outputs defined as (n). n–1 data inputs are driven 0V to 3V. Output under test held LOW.
Units
V
V
AC Electrical Characteristics
Symbol
Parameter
TA = –40°C to +85°C,
CL = 50 pF, RL = 500Ω
VCC = 3.3V ± 0.3V
VCC = 2.7V
Min.
Max.
Min. Max.
Units
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
tOSHL, tOSLH
Propagation Delay
Output Enable Time
Output Disable
Output to Output Skew(8)
1.2 3.6 1.2 4.0 ns
1.2 3.5 1.2 4.0
1.3 5.5 1.3 7.1 ns
1.7 5.7 1.7 6.7
2.0 5.9 2.0 6.5 ns
2.0 5.0 2.0 5.1
1.0 1.0 ns
Note:
8. Skew is defined as the absolute value of the difference between the actual propagation delay for any two
separate outputs of the same device. The specification applies to any outputs switching in the same direction,
either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH).
Capacitance(9)
Symbol
Parameter
Conditions
CIN
COUT
Input Capacitance
Output Capacitance
VCC = 0V, VI = 0V or VCC
VCC = 3.0V, VO = 0V or VCC
Note:
9. Capacitance is measured at frequency f = 1MHz, per MIL-STD-883, Method 3012.
Typical
4
8
Units
pF
pF
©1999 Fairchild Semiconductor Corporation
74LVT245, 74LVTH245 Rev. 1.4.0
5
www.fairchildsemi.com
5 Page | ||
| Páginas | Total 10 Páginas | |
| PDF Descargar | [ Datasheet 74LVT245.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74LVT240 | ABT octal inverting buffer 3-State |  NXP Semiconductors |
| 74LVT240 | Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs | Fairchild Semiconductor |
| 74LVT240 | Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs | Fairchild Semiconductor |
| 74LVT240 | ABT octal inverting buffer 3-State | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |