|
|
PDF 74LVC109 Data sheet ( Hoja de datos )
| Número de pieza | 74LVC109 | |
| Descripción | Dual JK flip-flop with set and reset; positive-edge trigger | |
| Fabricantes | Philips | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74LVC109 (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
|
No Preview Available !
INTEGRATED CIRCUITS
74LVC109
Dual JK flip-flop with set and reset;
positive-edge trigger
Product specification
Supersedes data of 1997 Mar 18
IC24 Data Handbook
1998 Apr 28
Philips
Semiconductors
1 page  
Philips Semiconductors
Dual JK flip-flop with set and reset; positive-edge trigger
Product specification
74LVC109
DC ELECTRICAL CHARACTERISTICS
Over recommended operating conditions. Voltages are referenced to GND (ground = 0V).
SYMBOL
PARAMETER
TEST CONDITIONS
VIH HIGH level Input voltage
VCC = 1.2V
VCC = 2.7 to 3.6V
VIL LOW level Input voltage
VCC = 1.2V
VCC = 2.7 to 3.6V
VCC = 2.7V; VI = VIH or VIL; IO = –12mA
VOH HIGH level output voltage
VCC = 3.0V; VI = VIH or VIL; IO = –100µA
VCC = 3.0V; VI = VIH or VIL; IO = –12mA
VCC = 3.0V; VI = VIH or VIL; IO = –24mA
VCC = 2.7V; VI = VIH or VIL; IO = 12mA
VOL LOW level output voltage
VCC = 3.0V; VI = VIH or VIL; IO = 100µA
VCC = 3.0V; VI = VIH or VIL; IO = 24mA
II Input leakage current
VCC = 3.6V; VI = 5.5V or GND
ICC Quiescent supply current
VCC = 3.6V; VI = VCC or GND; IO = 0
∆ICC
Additional quiescent supply current per
input pin
VCC = 2.7V to 3.6V; VI = VCC –0.6V; IO = 0
NOTE:
1. All typical values are at VCC = 3.3V and Tamb = 25°C.
LIMITS
Temp = -40°C to +85°C
MIN TYP1 MAX
VCC
2.0
GND
0.8
VCC*0.5
VCC*0.2
VCC*0.6
VCC*1.0
VCC
0.40
GND 0.20
0.55
"0.1 "5
0.1 10
UNIT
V
V
V
V
µA
µA
5 500 µA
AC CHARACTERISTICS
GND = 0 V; tr = tf v 2.5 ns; CL = 50 pF; RL = 500W; Tamb = –40_C to +85_C
LIMITS
SYMBOL
PARAMETER
WAVEFORM
VCC = 3.3V ±0.3V
MIN TYP1 MAX
VCC = 2.7V
MIN
TYP
NO TAG
MAX
tPHL/tPLH
Propagation delay
nCP to nQ, nQ
Figures 1, 3
Propagation delay
tPLH
nSD to nQ
nRD to nQ
Figures 2, 3
Propagation delay
tPHL
nSD to nQ
nRD to nQ
Figures 2, 3
tW
Clock pulse width
HIGH or LOW
Figure 1
tW
Set or reset pulse width
HIGH or LOW
Figure 2
trem
Removal time
nSD, nRD to nCP
tsu
Set-up time
nJ, nK to CP
Figure 2
Figure 1
th
Hold time
nJ, nK to nCP
Figure 1
fmax
Maximum clock pulse
frequency
Figure 1
NOTE:
1. These typical values are at VCC = 3.3V and Tamb = 25°C.
4.3 7.5
4.5 8.0
5.2 9.0
3.3 2.0
3.0
3.0
2.5
2.0
150 225
8.5
9.0
10
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
MHz
1998 Apr 28
5
5 Page | ||
| Páginas | Total 10 Páginas | |
| PDF Descargar | [ Datasheet 74LVC109.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74LVC10 | Triple 3-input NAND gate | Philips |
| 74LVC109 | Dual JK flip-flop with set and reset; positive-edge trigger | Philips |
| 74LVC10A | Triple 3-input NAND gate | Philips |
| 74LVC10D | Triple 3-input NAND gate | Philips |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |