|
|
PDF UPC4092G2 Data sheet ( Hoja de datos )
| Número de pieza | UPC4092G2 | |
| Descripción | J-FET INPUT LOW-OFFSET DUAL OPERATIONAL AMPLIFIER | |
| Fabricantes | NEC | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de UPC4092G2 (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
DATA SHEET
BIPOLAR ANALOG INTEGRATED CIRCUIT
µPC4092
J-FET INPUT LOW-OFFSET DUAL OPERATIONAL AMPLIFIER
The µPC4092 dual operational amplifier offers high input impedance, low offset voltage, high slew rate, and stable
AC operating characteristics. NEC's unique high-speed PNP transistor (fT = 300 MHz) in the output stage solves the
oscillation problem of current sinking with a large capacitive load. Zener-zap resistor trimming in the input stage
produces excellent offset voltage and temperature drift characteristics.
FEATURES
• Stable operation with 10000 pF capacitive load
• Low input offset voltage
±3 mV (MAX.)
±7 µV/°C (TYP.) temperature drift
• Very low input bias and offset currents
ORDERING INFORMATION
• Low noise : en = 19 nV/ √Hz (TYP.)
• Output short circuit protection
• High input impedance ... J-FET Input Stage
• Internal frequency compensation
• High slew rate: 15 V/µs (TYP.)
Part Number
µPC4092C
µPC4092G2
Package
8-pin plastic DIP (300 mil)
8-pin plastic SOP (225 mil)
EQUIVALENT CIRCUIT (1/2 Circuit)
V+
Q9
Q6
II
Q1 Q2
OUT
Q7
IN
C1
D1
Q10
HIGH SPEED
PNP
Q5
Q3 Q4
Q8
PIN CONFIGURATION
(Top View)
µ PC4092C, 4092G2
OUT1 1
II1 2
1
−+
IN1 3
8 V+
7 OUT2
2
+−
6 II2
V− 4
5 IN2
TRIMMED
V−
The information in this document is subject to change without notice.
Document No. G13905EJ1V0DS00 (1st edition)
Date Published December 1998 N CP(K)
Printed in Japan
©
1998
1 page  
OUTPUT SOURCE CURRENT LIMIT
+15
V± = ±15 V
+10 TA = 70 °C
25 °C
−20 °C
+5
0 10 20 30
IO SOURCE - Output Source Current - mA
SUPPLY CURRENT
7
6
5
4
3
2
1
0 ±5 ±10 ±15 ±20
V± - Supply Voltage - V
VOLTAGE FOLLOWER PULSE RESPONSE 1
(V± = ±15 V, AV = +1)
(RL = 2 kΩ, CL = 100 pF)
10
0
−10
0246
t - Time - µs
µPC4092
OUTPUT SINK CURRENT LIMIT
−15
V± = ±15 V
−10
TA = 70 °C
25 °C
−5 −20 °C
0 10 20 30
IO SINK - Output Sink Current - mA
INPUT EQUIVALENT NOISE VOLTAGE DENSITY
50
V± = ±15 V
RS = 100 Ω
40
30
20
10
0
10 100 1k 10k 100k
f - Frequency - Hz
VOLTAGE FOLLOWER PULSE RESPONSE 2
(V± = ±15 V, AV = +1)
(RL = 2 kΩ, CL = 10000 pF)
10
0
−10
0 20 40 60
t - Time - µs
5
5 Page 
[MEMO]
µPC4092
11
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet UPC4092G2.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| UPC4092G2 | J-FET INPUT LOW-OFFSET DUAL OPERATIONAL AMPLIFIER | NEC |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |