|
|
PDF 74F112 Data sheet ( Hoja de datos )
| Número de pieza | 74F112 | |
| Descripción | Dual J-K negative edge-triggered flip-flop | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74F112 (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
|
No Preview Available !
INTEGRATED CIRCUITS
74F112
Dual J-K negative edge-triggered flip-flop
Product specification
IC15 Data Handbook
1990 Feb 09
Philips
Semiconductors
1 page  
Philips Semiconductors
Dual J-K negative edge-triggered flip-flop
Product specification
74F112
AC ELECTRICAL CHARACTERISTICS
SYMBOL
PARAMETER
TEST
CONDITION
fMAX
tPLH
tPHL
tPLH
tPHL
Maximum clock frequency
Propagation delay
CP to Qn or Qn
Propagation delay
SDn, RD to Qn or Qn
Waveform 1
Waveform 1
Waveform 2,3
LIMITS
VCC = +5.0V
Tamb = +25°C
CL = 50pF
RL = 500Ω
MIN TYP MAX
VCC = +5.0V ± 10%
Tamb = 0°C to +70°C
CL = 50pF
RL = 500Ω
MIN MAX
VCC = +5.0V ± 10%
Tamb = –40°C to +85°C
CL = 50pF
RL = 500Ω
MIN MAX
85 100
80
80
2.0 5.0 6.5
2.0 5.0 6.5
2.0
2.0
7.5
7.5
2.0
2.0
7.5
7.5
2.0 4.5 6.5
2.0 4.5 6.5
2.0
2.0
7.5
7.5
1.5
1.5
7.5
7.5
UNIT
MHz
ns
ns
AC SETUP REQUIREMENTS
SYMBOL
PARAMETER
tS(H)
tS((L)
th(H)
th(L)
tW(H)
tW(L)
tW(L)
tREC
Setup time, High or Low
Jn, Kn to CP
Hold time, High or Low
Jn, Kn to CP
CP Pulse width
High or Low
SDn, RD Pulse width
Low
Recovery time
SDn, RD to CP
TEST
CONDITION
Waveform 1
Waveform 1
Waveform 1
LIMITS
VCC = +5.0V
Tamb = +25°C
CL = 50pF
RL = 500Ω
MIN TYP MAX
VCC = +5.0V ± 10%
Tamb = 0°C to +70°C
CL = 50pF
RL = 500Ω
MIN MAX
VCC = +5.0V ± 10%
Tamb = –40°C to +85°C
CL = 50pF
RL = 500Ω
MIN MAX
4.0 5.0 5.0
3.5 4.0 4.0
0.0 0.0 0.0
0.0 0.0 0.0
4.5 5.0 5.0
4.5 5.0 5.0
UNIT
ns
ns
ns
Waveform 2,3 4.5 5.0 5.0
ns
Waveform 2,3 4.5 5.0 5.0
ns
AC WAVEFORMS
For all waveforms, VM = 1.5V.
Jn, Kn
CPn
Qn
Qn
VM VM
ts(L)
VM
th(L)
fmax
tw(L)
VM
tPLH
tPHL
VM
VM
VM
ts(H)
VM
th(H)
tw(H)
VM
tPHL
VM
tPLH
VM
SF00107
The shaded areas indicate when the input is permitted to change for predictable output performance.
Waveform 1. Propagation Delay for Data to Output, Data Setup Time and Hold Times, and Clock Pulse Width
February 9, 1990
5
5 Page | ||
| Páginas | Total 10 Páginas | |
| PDF Descargar | [ Datasheet 74F112.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74F11 | Triple 3-Input AND Gate (Rev. A) |  Texas Instruments |
| 74F11 | Triple 3-Input AND Gate |  Fairchild Semiconductor |
| 74F11 | Triple 3-input NAND gate | NXP Semiconductors |
| 74F112 | Dual J-K negative edge-triggered flip-flop | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |