74ACT715 Datasheet PDF - Fairchild Semiconductor
Part Number | 74ACT715 | |
Description | Programmable Video Sync Generator | |
Manufacturers | Fairchild Semiconductor | |
Logo | ||
There is a preview and 74ACT715 download ( pdf file ) link at the bottom of this page. Total 14 Pages |
Preview 1 page No Preview Available ! www.DataSheet4U.com
November 1988
Revised December 1998
74ACT715•74ACT715-R
Programmable Video Sync Generator
General Description
The ACT715 and ACT715-R are 20-pin TTL-input compati-
ble devices capable of generating Horizontal, Vertical and
Composite Sync and Blank signals for televisions and
monitors. All pulse widths are completely definable by the
user. The devices are capable of generating signals for
both interlaced and noninterlaced modes of operation.
Equalization and serration pulses can be introduced into
the Composite Sync signal when needed.
Four additional signals can also be made available when
Composite Sync or Blank are used. These signals can be
used to generate horizontal or vertical gating pulses, cursor
position or vertical Interrupt signal.
These devices make no assumptions concerning the sys-
tem architecture. Line rate and field/frame rate are all a
function of the values programmed into the data registers,
the status register, and the input clock frequency.
The ACT715 is mask programmed to default to a Clock
Disable state. Bit 10 of the Status Register, Register 0,
defaults to a logic “0”. This facilitates (re)programming
before operation.
The ACT715-R is the same as the ACT715 in all respects
except that the ACT715-R is mask programmed to default
to a Clock Enabled state. Bit 10 of the Status Register
defaults to a logic “1”. Although completely (re)programma-
ble, the ACT715-R version is better suited for applications
using the default 14.31818 MHz RS-170 register values.
This feature allows power-up directly into operation, follow-
ing a single CLEAR pulse.
Features
s Maximum Input Clock Frequency > 130 MHz
s Interlaced and non-interlaced formats available
s Separate or composite horizontal and vertical Sync and
Blank signals available
s Complete control of pulse width via register
programming
s All inputs are TTL compatible
s 8 mA drive on all outputs
s Default RS170/NTSC values mask programmed into
registers
s ACT715-R is mask programmed to default to a Clock
Enable state for easier start-up into 14.31818 MHz
RS170 timing
Ordering Code:
Order Number Package Number
Package Description
74ACT715SC
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
74ACT715PC
N20A
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
74ACT715-RSC
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
74ACT715-RPC
N20A
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagram
Pin Assignment for DIP and SOIC
FACT™ is a trademark of Fairchild Semiconductor Corporation.
© 1999 Fairchild Semiconductor Corporation DS010137.prf
www.fairchildsemi.com
|
|
FIGURE 2. Vertical Waveform Specification
FIGURE 3. Equalization/Serration Interval Programming
HORIZONTAL AND VERTICAL GATING SIGNALS
Horizontal Drive and Vertical Drive outputs can be utilized
as general purpose Gating Signals. Horizontal and Vertical
Gating Signals are available for use when Composite Sync
and Blank signals are selected and the value of Bit 2 of the
Status Register is 0. The Vertical Gating signal will change
in the same manner as that specified for the Vertical Blank.
Horizontal Gating Signal Width = [REG(16) − REG(15)] ×
ckper
Vertical Gating Signal Width: = [REG(18) − REG(17)] ×
hper
CURSOR POSITION AND VERTICAL INTERRUPT
The Cursor Position and Vertical Interrupt signal are avail-
able when Composite Sync and Blank signals are selected
and Bit 2 of the Status Register is set to the value of 1. The
Cursor Position generates a single pulse of n clocks wide
during every line that the cursor is specified. The signals
are generated by logically ORing (ANDing) the active LOW
(HIGH) signals specified by the registers used for generat-
ing Horizontal and Vertical Gating signals. The Vertical
Interrupt signal generates a pulse during the vertical inter-
val specified. The Vertical Interrupt signal will change in the
same manner as that specified for the Vertical Blanking sig-
nal.
Horizontal Cursor Width = [REG(16) − REG(15)] × ckper
Vertical Cursor Width = [REG(18) − REG(17)] × hper
Vertical Interrupt Width = [REG(14) − REG(13)] × hper
5 www.fairchildsemi.com
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for 74ACT715 electronic component. |
Information | Total 14 Pages | |
Link URL | [ Copy URL to Clipboard ] | |
Download | [ 74ACT715.PDF Datasheet ] |
Share Link :
Electronic Components Distributor
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
Part Number | Description | MFRS |
74ACT715 | The function is Programmable Video Sync Generator. Fairchild Semiconductor | |
74ACT715 | The function is Programmable Video Sync Generator. Fairchild Semiconductor | |
74ACT715-RPC | The function is Programmable Video Sync Generator. Fairchild Semiconductor | |
Semiconductors commonly used in industry:
1N4148 |  
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
74AC
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA |