|
|
PDF ADC14161CIVT Data sheet ( Hoja de datos )
| Número de pieza | ADC14161CIVT | |
| Descripción | Low-Distortion/ Self-Calibrating 14-Bit/ 2.5 MSPS/ 390 mW A/D Converter | |
| Fabricantes | National Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ADC14161CIVT (archivo pdf) en la parte inferior de esta página. Total 20 Páginas | ||
|
No Preview Available !
January 2000
ADC14161
Low-Distortion, Self-Calibrating 14-Bit, 2.5 MSPS,
390 mW A/D Converter
General Description
The ADC14161 is a self-calibrating 14-bit, 2.5 Megasample
per second analog to digital converter. It operates on a single
+5V supply, consuming just 390mW (typical).
The ADC14161 provides an easy and affordable upgrade
from 12 bit converters. The ADC14161 may also be used to
replace many hybrid converters with a resultant saving of
space, power and cost.
The ADC14161 operates with input frequencies up to 1⁄2 the
clock frequency. The calibration feature of the ADC14161
can be used to get more consistent and repeatable results
over the entire operating temperature range. On-command
self-calibration reduces many of the effects of
temperature-induced drift, resulting in more repeatable con-
versions.
Tested and guaranteed dynamic performance specifications
provide the designer with known performance.
The Power Down feature reduces power consumption to
less than 2mW.
The ADC14161 comes in a TQFP and is designed to operate
over the industrial temperature range of −40˚C to +85˚C.
Features
n Single +5V Operation
n Auto-Calibration
n Power Down Mode
n TTL/CMOS Input/Output compatible
Key Specifications
n Resolution
n Conversion Rate
n DNL
n SNR (fIN = 500 kHz)
n ENOB
n Supply Voltage
n Power Consumption
Applications
n Instrumentation
n PC-Based Data Acquisition
n Data Communications
n Blood Analyzers
n Sonar/Radar
14 Bits
2.5 Msps (min)
0.3 LSB (typ)
80 dB (typ)
12.8 Bits (typ)
+5V ±5%
390mW (typ)
Connection Diagram
Ordering Information
Industrial
(−40˚C ≤ TA ≤ +85˚C)
ADC14161CIVT
DS100154-1
Package
VEG52A 52 Pin Thin Quad Flat Pack
© 2000 National Semiconductor Corporation DS100154
www.national.com
1 page  
Pin Descriptions and Equivalent Circuits (Continued)
Digital Power
20
12,13
14,19
41,42
43
VD
DGND
34 VD I/O
33 DGND I/O
NC
2, 3,
9,15,
16,21
22,39
NC
Positive digital supply pin. This pin should be connected to the same clean,
quiet +5V source of as is VA and bypassed to DGND with a 0.1 µF
monolithic capacitor in parallel with a 10µF capacitor, both located within 1
cm of the power pin.
The ground return for the digital supply. AGND and DGND should be
connected together directly beneath the ADC14161 package. See Section
5 (Layout and Grounding) for more details.
Positive digital supply pin for the ADC14161’s output drivers. This pin
should be connected to a +3V to +5V source and bypassed to DGND I/O
with a 0.1 µF monolithic capacitor. If the supply for this pin is different from
the supply used for VA and VD, it should also be bypassed with a 10 µF
capacitor. All bypass capacitors should be located within 1 cm of the
supply pin.
The ground return for the digital supply for the ADC14161’s output drivers.
This pin should be connected to the system digital ground, but not be
connected in close proximity to the ADC14161’s DGND or AGND pins. See
Section 5.0 (Layout and Grounding) for more details.
All pins marked NC (no connect) should be left floating. Do not connect the
NC pins to ground, power supplies, or any other potential or signal. These
pins are used for test in the manufacturing process.
5 www.national.com
5 Page 
Specification Definitions
APERTURE JITTER is the variation in aperture delay from
sample to sample. Aperture jitter shows up as input noise.
APERTURE DELAY is the time required after the falling
edge of the clock for the sampling switch to open. In other
words, for the Track/Hold circuit to go from ″track″ mode into
the ″hold″ mode. The Track/Hold circuit effectively stops
capturing the input signal and goes into the ″hold″ mode tAD
after the fall of the clock.
OFFSET ERROR is the difference between the ideal LSB
transition to the actual transition point. The LSB transition
should occur when VIN+ = VIN−.
DIFFERENTIAL NON-LINEARITY (DNL) is the measure of
the maximum deviation from the ideal step size of 1 LSB.
EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE
BITS) is another method of specifying Signal-to-Noise and
Distortion Ratio, or SINAD. ENOB is defined as (SINAD
−1.76) / 6.02.
FULL SCALE ERROR is the difference between the input
voltage [(VIN+) − (VIN−)] just causing a transition to positive
full scale and VREF − 1.5 LSB, where VREF is ( VREF+ IN) −
(VREF−IN).
FULL POWER BANDWIDTH is a measure of the frequency
at which the reconstructed output fundamental drops 3 dB
below its low frequency value for a full scale input. The test
is performed with fIN equal to 100 kHz plus integral multiples
of fCLK. The input frequency at which the output is −3 dB
relative to the low frequency input signal is the full power
bandwidth.
INTERMODULATION DISTORTION (IMD) is the creation of
additional spectral components as a result of two sinusoidal
frequencies being applied to the ADC input at the same time.
Timing Diagrams
It is defined as the ratio of the power in the intermodulation
products to the total power in the original frequencies. IMD is
usually expressed in dB.
INTEGRAL NON-LINEARITY (INL) is a measure of the de-
viation of each individual code from a line drawn from nega-
tive full scale (1⁄2 LSB below the first code transition) through
positive full scale (the last code transition). The deviation of
any given code from this straight line is measured from the
center of that code value.
PIPELINE DELAY (LATENCY) is the number of clock cycles
between initiation of conversion and when that data is pre-
sented to the output stage. Data for any given sample is
available the Pipeline Delay plus the Output Delay after that
sample is taken. New data is available at every clock cycle,
but the data lags the conversion by the pipeline delay.
SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in
dB, of the rms value of the input signal to the rms value of the
sum of all other spectral components below one-half the
sampling frequency, not including harmonics or dc.
SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SI-
NAD)) Is the ratio, expressed in dB, of the rms value of the
input signal to the rms value of all of the other spectral com-
ponents below half the clock frequency, including harmonics
but excluding dc.
SPURIOUS FREE DYNAMIC RANGE (SFDR) is the differ-
ence, expressed in dB, between the rms values of the input
signal and the peak spurious signal, where a spurious signal
is any signal present in the output spectrum that is not
present at the input.
TOTAL HARMONIC DISTORTION (THD) is the ratio, ex-
pressed in dB or dBc, of the rms total of the first six harmonic
components, to the rms value of the input signal.
TIMING DIAGRAM 1. Output Timing
11
DS100154-15
www.national.com
11 Page | ||
| Páginas | Total 20 Páginas | |
| PDF Descargar | [ Datasheet ADC14161CIVT.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ADC14161CIVT | Low-Distortion/ Self-Calibrating 14-Bit/ 2.5 MSPS/ 390 mW A/D Converter | National Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |