DataSheet39.com

IDT709159L Datasheet PDF - IDT

Part Number IDT709159L
Description HIGH-SPEED 16/8K x 9 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
Manufacturers IDT 
Logo IDT Logo 

Preview ( 16 pages )
		
IDT709159L datasheet, circuit
HIGH-SPEED 16/8K x 9
SYNCHRONOUS PIPELINED
DUAL-PORT STATIC RAM
IDT709169/59L
Features
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
High-speed clock to data access
– Commercial: 6.5/7.5/9ns (max.)
Industrial: 7.5ns (max.)
Low-power operation
– IDT709169/59L
Active: 925mW (typ.)
Standby: 2.5mW (typ.)
Flow-Through or Pipelined output mode on either Port via
the FT/PIPE pins
Counter enable and reset features
Dual chip enables allow for depth expansion without
additional logic
Functional Block Diagram
Full synchronous operation on both ports
– 3.5ns setup to clock and 0ns hold on all control, data, and
address inputs
– Data input, address, and control registers
– Fast 6.5ns clock to data out in the Pipelined output mode
– Self-timed write allows fast cycle time
– 10ns cycle time,100MHz operation in Pipelined output mode
TTL- compatible, single 5V (±10%) power supply
Industrial temperature range (–40°C to +85°C) is
available for 83MHz
Available in a 100-pin Thin Quad Flatpack (TQFP) and 100-
pin fine pitch Ball Grid Array (fpBGA) packages.
R/WL
OEL
CE0L
CE1L
1
0
0/1
R/WR
OER
CE0R
1 CE1R
0
0/1
FT/PIPEL
I/O0L - I/O8L
0/1 1
0
I/O
Control
I/O
Control
0 1 0/1
A13L(1)
A0L
CLKL
ADSL
CNTENL
CNTRSTL
Counter/
Address
Reg.
MEMORY
ARRAY
Counter/
Address
Reg.
NOTE:
1. A13 is a NC for IDT709159.
FT/PIPER
I/O0R - I/O8R
A13R(1)
A0R
CLKR
ADSR
CNTENR
CNTRSTR
5653 drw 01
©2009 Integrated Device Technology, Inc.
1
JANUARY 2009
DSC-5653/3

No Preview Available !


1 page
line_dark_gray
IDT709159L equivalent
IDT709169/59L
High-Speed 16/8K x 9 Synchronous Pipelined Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
Truth Table II—Address Counter Control(1,2)
External
Address
Previous
Internal
Address
Internal
Address
Used
CLK
ADS CNTEN CNTRST
I/O(3)
MODE
An X An L(4) X H DI/O (n) External Address Used
X
An
An + 1
H
L(5)
H DI/O(n+1) Counter Enabled—Internal Address generation
X
An + 1 An + 1
H
H
H DI/O(n+1) External Address Blocked—Counter disab led (An + 1 reused)
X
X
A0
X
X
L(4) DI/O(0) Counter Reset to Address 0
NOTES:
1. "H" = VIH, "L" = VIL, "X" = Don't Care.
2. CE0 and OE = VIL; CE1 and R/W = VIH.
3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
4. ADS and CNTRST are independent of all other signals including CE0 and CE1.
5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CE0 and CE1.
5653 tbl 03
Recommended Operating
Temperature and Supply Voltage
Grade
Ambient
Temperature(1)
GND
Vcc
Commercial
0OC to +70OC 0V 5.0V + 10%
Industrial
-40OC to +85OC
0V
5.0V + 10%
NOTES:
5653 tbl 04
1. This is the parameter TA. This is the "instant on" case temperature.
Recommended DC Operating
Conditions
Symbol
Parameter
Min. Typ. Max. Unit
VCC Supply Voltage
4.5 5.0 5.5 V
GND Ground
0 0 0V
VIH Input High Voltage
2.2 ____ 6.0(1) V
VIL Input Low Voltage
-0.5(2)
____
0.8
V
NOTES:
1. VTERM must not exceed Vcc + 10%.
2. VIL > -1.5V for pulse width less than 10ns.
5653 tbl 05
Absolute Maximum Ratings(1)
Symbol
Rating
Commercial
& Industrial
Unit
VTERM(2)
Terminal Voltage
with Respect
to GND
-0.5 to +7.0
V
TBIAS
Temperature
Under Bias
-55 to +125
oC
TSTG Storage
Temperature
-65 to +150
oC
IOUT DC Output
Current
50 mA
NOTES:
5653 tbl 06
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns
maximum, and is limited to < 20mA for the period of VTERM > Vcc + 10%.
Capacitance(1)
(TA = +25°C, f = 1.0MHz)
Symbol
Parameter
Conditions(2)
Max. Unit
CIN Input Capacitance
VIN = 3dV
9 pF
COUT(3) Output Capacitance
VOUT = 3dV
10 pF
NOTES:
5653 tbl 07
1. These parameters are determined by device characterization, but are not
production tested.
2. 3dV references the interpolated capacitance when the input and output switch from
0V to 3V or from 3V to 0V.
3. COUT also references CI/O.
6.542

5 Page
line_dark_gray


Information Total 16 Pages
Download[ IDT709159L.PDF Datasheet ]

Share Link :

Electronic Components Distributor

SparkFun Electronics Allied Electronics DigiKey Electronics Arrow Electronics
Mouser Electronics Adafruit Element14 Chip One Stop



Featured Datasheets

Part NumberDescriptionManufacturers
IDT709159The function is HIGH-SPEED 16/8K x 9 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM.IDT
IDT
IDT709159LThe function is HIGH-SPEED 16/8K x 9 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM.IDT
IDT

Quick jump to:

IDT7  1N4  2N2  2SA  2SC  74H  ADC  BC  BF  BU  CXA  HCF  IRF  KA  KIA  LA  LM  MC  NE  ST  STK  TDA  TL  UA 


DataSheet39.com is an Online Datasheet PDF Search Site.
It offers a large amount of data sheet, You can free PDF files download.
The updated every day, always provide the best quality and speed.



keyword : IDT709159L schematic, IDT709159L equivalent, IDT709159L pinout

DataSheet39.com   |  2018   |  Privacy Policy |  Contact Us  | New  |  Search