|
|
PDF BU4S584G2 Data sheet ( Hoja de datos )
| Número de pieza | BU4S584G2 | |
| Descripción | Single Schmitt Trigger Inverter Gate | |
| Fabricantes | ROHM Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de BU4S584G2 (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
|
No Preview Available !
Datasheet
General Purpose CMOS Logic IC
Single
Schmitt Trigger Inverter Gate
BU4S584G2
General Description
The BU4S584G2 consist of single schmitt trigger inverter.
Also, because a buffer with the inverter is added to the
gate output, the I/O transmission characteristic is
improved, and a change of the propagation delay time by
the increase of the load capacitance is minimized.
Key Specifications
Supply Voltage Range:
Input Voltage Range:
Operating Temperature Range:
+3V to +16V
VSS to VDD
-40°C to +85°C
Features
Low Power Consumption
High Noise Immunity
Wide Operating Supply Voltage Range
High Input Impedance
High Fan Out
2 L-TTL inputs or 1 LS-TTL Input can be directly driven
Output is Buffered
Packages
SSOP5
W(Typ) x D(Typ) x H(Max)
2.90mm x 2.80mm x 1.25mm
Pin Configurations
(Top View)
VDD
5
Y
4
123
NC A VSS
Pin Descriptions
Pin No.
1
2
3
4
5
Symbol
NC
A
VSS
Y
VDD
I/O Function
- NC
I Input
- Ground
O Output
- Power supply
Truth Table
INPUT
A
L
H
OUTPUT
Y
H
L
〇Product structure : Silicon monolithic integrated circuit
.www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111 • 14 • 001
〇This product has no designed protection against radioactive rays
1/14
TSZ02201-0RDR0GZ00210-1-2
02.Jul.2014 Rev.001
1 page  
BU4S584G2
Typical Performance Curves
4
3
85℃ 25℃ -40℃
2
1
0
0123
Input Voltage [V]
Figure 1. Output Voltage vs Input Voltage
（VDD=3V / VSS=0V）
Datasheet
6
5
4
85℃ 25℃ -40℃
3
2
1
0
012345
Input Voltage [V]
Figure 2. Output Voltage vs Input Voltage
（VDD=5V / VSS=0V）
12
10
8
85℃ 25℃ -40℃
6
4
2
0
0 2 4 6 8 10
Input Voltage [V]
Figure 3. Output Voltage vs Input Voltage
（VDD=10V / VSS=0V）
20
15
85℃
25℃ -40℃
10
5
0
0 5 10 15
Input Voltage [V]
Figure 4. Output Voltage vs Input Voltage
（VDD=15V / VSS=0V）
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111 • 15 • 001
5/14
TSZ02201-0RDR0GZ00210-1-2
02.Jul.2014 Rev.001
5 Page 
BU4S584G2
Datasheet
Operational Notes - continued
9. Testing on Application Boards
When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject
the IC to stress. Always discharge capacitors completely after each process or step. The IC’s power supply should
always be turned off completely before connecting or removing it from the test setup during the inspection process. To
prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and
storage.
10. Inter-pin Short and Mounting Errors
Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in
damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin.
Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and
unintentional solder bridge deposited in between pins during assembly to name a few.
11. Unused Input Pins
Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and
extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge
acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause
unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power
supply or ground line.
12. Regarding the Input Pin of the IC
In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation
of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage.
Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower
than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins when no power
supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input pins have
voltages within the values specified in the electrical characteristics of this IC.
13. Ceramic Capacitor
When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with
temperature and the decrease in nominal capacitance due to DC bias and others.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111 • 15 • 001
11/14
TSZ02201-0RDR0GZ00210-1-2
02.Jul.2014 Rev.001
11 Page | ||
| Páginas | Total 17 Páginas | |
| PDF Descargar | [ Datasheet BU4S584G2.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| BU4S584G2 | Single Schmitt Trigger Inverter Gate | ROHM Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |