|
|
PDF 74HCT573 Data sheet ( Hoja de datos )
| Número de pieza | 74HCT573 | |
| Descripción | Octal D-type transparent latch | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74HCT573 (archivo pdf) en la parte inferior de esta página. Total 20 Páginas | ||
|
No Preview Available !
74HC573; 74HCT573
Octal D-type transparent latch; 3-state
Rev. 7 — 4 March 2016
Product data sheet
1. General description
The 74HC573; 74HCT573 is an 8-bit D-type transparent latch with 3-state outputs. The
device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data
at the inputs enter the latches. In this condition the latches are transparent, a latch output
will change each time its corresponding D-input changes. When LE is LOW the latches
store the information that was present at the inputs a set-up time preceding the
HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to assume a
high-impedance OFF-state. Operation of the OE input does not affect the state of the
latches. Inputs include clamp diodes. This enables the use of current limiting resistors to
interface inputs to voltages in excess of VCC.
2. Features and benefits
Input levels:
For 74HC573: CMOS level
For 74HCT573: TTL level
Inputs and outputs on opposite sides of package allowing easy interface with
microprocessors
Useful as input or output port for microprocessors and microcomputers
3-state non-inverting outputs for bus-oriented applications
Common 3-state output enable input
Multiple package options
Complies with JEDEC standard no. 7 A
ESD protection:
HBM JESD22-A114F exceeds 2 000 V
MM JESD22-A115-A exceeds 200 V
Specified from 40 C to +85 C and from 40 C to +125 C
1 page  
NXP Semiconductors
74HC573; 74HCT573
Octal D-type transparent latch; 3-state
6. Functional description
Table 3. Function table[1]
Operating mode
Enable and read register (transparent
mode)
Latch and read register
Latch register and disable outputs
Control
OE
L
L
H
LE
H
L
L
Input
Dn
L
H
l
h
l
h
[1] H = HIGH voltage level;
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;
L = LOW voltage level;
l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;
Z = high-impedance OFF-state.
7. Limiting values
Internal
latches
L
H
L
H
L
H
Output
Qn
L
H
L
H
Z
Z
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
Conditions
Min Max Unit
VCC
IIK
IOK
IO
ICC
IGND
Tstg
Ptot
supply voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
VI < 0.5 V or VI > VCC + 0.5 V
VO < 0.5 V or VO > VCC + 0.5 V
VO = 0.5 V to (VCC + 0.5 V)
SO20, SSOP20, TSSOP20 and DHVQFN20
packages
0.5
-
-
-
-
70
65
[1] -
+7
20
20
35
+70
-
+150
500
V
mA
mA
mA
mA
mA
C
mW
[1] For SO20: Ptot derates linearly with 8 mW/K above 70 C.
For SSOP20 and TSSOP20 packages: Ptot derates linearly with 5.5 mW/K above 60 C.
For DHVQFN20 package: Ptot derates linearly with 4.5 mW/K above 60 C.
74HC_HCT573
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 7 — 4 March 2016
© NXP Semiconductors N.V. 2016. All rights reserved.
5 of 20
5 Page 
NXP Semiconductors
74HC573; 74HCT573
Octal D-type transparent latch; 3-state
2(LQSXW
9,
*1'
9&&
RXWSXW
/2:WR2))
2))WR/2:
92/
92+
RXWSXW
+,*+WR2))
2))WR+,*+
*1'
90
W3/=
W3=/
W3+=
90
W3=+
90
RXWSXWV
HQDEOHG
RXWSXWV
GLVDEOHG
RXWSXWV
HQDEOHG
DDH
Fig 9.
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Enable and disable times
/(LQSXW
90
W VX
WK
W VX
WK
'QLQSXW
90
DDH
Measurement points are given in Table 8.
The shaded areas indicate when the input is permitted to change for predictable output performance.
Fig 10. Set-up and hold times for data input (Dn) to latch input (LE)
Table 8. Measurement points
Type
74HC573
74HCT573
Input
VM
0.5VCC
1.3 V
Output
VM
0.5VCC
1.3 V
74HC_HCT573
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 7 — 4 March 2016
© NXP Semiconductors N.V. 2016. All rights reserved.
11 of 20
11 Page | ||
| Páginas | Total 20 Páginas | |
| PDF Descargar | [ Datasheet 74HCT573.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74HCT573 | Octal D-type transparent latch; 3-state |  Philips |
| 74HCT573 | Octal D-type transparent latch | NXP Semiconductors |
| 74HCT574 | Octal D-type flip-flop; positive edge-trigger; 3-state | Philips |
| 74HCT574 | Octal D-type flip-flop | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |